Skip to content

dw-dma: enable HW LLI on BYT and CHT #365

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Closed
xiulipan wants to merge 1 commit into from
Closed

dw-dma: enable HW LLI on BYT and CHT #365

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
25 changes: 11 additions & 14 deletions src/drivers/dw-dma.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -144,8 +144,12 @@
#define DW_CTLL_SMS(x) ((x) << 25)
#define DW_CTLL_LLP_D_EN (1 << 27)
#define DW_CTLL_LLP_S_EN (1 << 28)
#define DW_CTLL_RELOAD_SRC (1 << 30)
#define DW_CTLL_RELOAD_DST (1 << 31)

/* CFG_LO */
#define DW_CFGL_CTL_HI_UPD_EN (1 << 5)
#define DW_CFGL_CH_DRAIN (1 << 10)
#define DW_CFGL_RELOAD_SRC (1 << 30)
#define DW_CFGL_RELOAD_DST (1 << 31)

/* Haswell / Broadwell specific registers */
#if defined (CONFIG_HASWELL) || defined (CONFIG_BROADWELL)
Expand Down Expand Up @@ -178,9 +182,6 @@
#define DW_CTLH_CLASS(x) ((x) << 29)
#define DW_CTLH_WEIGHT(x) ((x) << 18)

/* CFG_LO */
#define DW_CFG_CH_DRAIN 0x400

/* CFG_HI */
#define DW_CFGH_SRC_PER(x) ((x) << 0)
#define DW_CFGH_DST_PER(x) ((x) << 4)
Expand Down Expand Up @@ -209,11 +210,6 @@
#define DW_CTLH_CLASS(x) ((x) << 29)
#define DW_CTLH_WEIGHT(x) ((x) << 18)

/* CFG_LO */
#define DW_CFG_CTL_HI_UPD_EN (1 << 5)
#define DW_CFG_CH_DRAIN (1 << 10)
#define DW_CFG_RELOAD_SRC (1 << 30)
#define DW_CFG_RELOAD_DST (1 << 31)

/* CFG_HI */
#define DW_CFGH_SRC_PER(x) (x << 0)
Expand Down Expand Up @@ -241,7 +237,8 @@
#define tracev_dma(__e) tracev_event(TRACE_CLASS_DMA, __e)

/* HW Linked list support, only enabled for APL/CNL at the moment */
#if defined CONFIG_APOLLOLAKE || defined CONFIG_CANNONLAKE
#if defined CONFIG_APOLLOLAKE || defined CONFIG_CANNONLAKE || \
defined CONFIG_BAYTRAIL || defined CONFIG_CHERRYTRAIL
#define DW_USE_HW_LLI 1
#else
#define DW_USE_HW_LLI 0
Expand Down Expand Up @@ -701,7 +698,7 @@ static int dw_dma_set_config(struct dma *dma, int channel,
#if DW_USE_HW_LLI
lli_desc->ctrl_lo |= DW_CTLL_LLP_S_EN;
lli_desc->ctrl_hi |= DW_CTLH_DONE(1);
p->chan[channel].cfg_lo |= DW_CFG_RELOAD_DST;
p->chan[channel].cfg_lo |= DW_CFGL_RELOAD_DST;
#endif
p->chan[channel].cfg_hi |=
DW_CFGH_DST_PER(config->dest_dev);
Expand All @@ -714,7 +711,7 @@ static int dw_dma_set_config(struct dma *dma, int channel,
#if DW_USE_HW_LLI
lli_desc->ctrl_lo |= DW_CTLL_LLP_D_EN;
lli_desc->ctrl_hi |= DW_CTLH_DONE(0);
p->chan[channel].cfg_lo |= DW_CFG_RELOAD_SRC;
p->chan[channel].cfg_lo |= DW_CFGL_RELOAD_SRC;
#endif
p->chan[channel].cfg_hi |=
DW_CFGH_SRC_PER(config->src_dev);
Expand Down Expand Up @@ -765,7 +762,7 @@ static int dw_dma_set_config(struct dma *dma, int channel,
}

#if DW_USE_HW_LLI
p->chan[channel].cfg_lo |= DW_CFG_CTL_HI_UPD_EN;
p->chan[channel].cfg_lo |= DW_CFGL_CTL_HI_UPD_EN;
#endif

/* end of list or cyclic buffer ? */
Expand Down