Repository navigation
topology: add cml support with da7219 and max98357a - #2497
Conversation
There was a problem hiding this comment.
This conditional logic should also be in platform.m4, it looks like the only delat is SSP bclk and fsync
There was a problem hiding this comment.
@lgirdwood ok, eventually I moved all cml specific into platform.m4.
652f5c3 to
d7f26de
Compare
There was a problem hiding this comment.
Why do we have multiple checks for ABI version ? Sure we just need one check.
There was a problem hiding this comment.
Thanks for pointing out. Yes, one check requires only.
d7f26de to
c192034
Compare
c192034 to
2823ec1
Compare
|
@jajanusz, could you help +1 approval or someone else? Thanks. |
|
SOFCI TEST |
|
Jenkins CI is known issues. |
Thanks @lgirdwood , @jajanusz . I am not authorized to merge this PR. Could you help this? Thanks. |
|
SOFCI TEST |
2823ec1 to
1103fbb
Compare
lgirdwood
left a comment
lgirdwood
left a comment
There was a problem hiding this comment.
Yep, I think that looks right - you have DMIC, SSP mappings in board file and good SSP configs in the SoC file.
Thanks @lgirdwood , since I'm still not able to pulled it, could you help merge this if no fix requires? |
|
SOFCI TEST |
|
@macchian lets re-run CI since it had some fixes recently. |
|
@macchian can you check the CI, seems we have a lot of fail reports on CML |
Reuse sof-glk-da7219-kwd by included cml.m4 for sof-cml-da7219-max98357a topology with KWD pipeline enabling Signed-off-by: Mac Chiang <mac.chiang@intel.com>
1103fbb to
c754c49
Compare
![monocodus[bot]](https://avatars.githubusercontent.com/in/28526?s=60&v=4){kind=small}
yes, I rebased the code and fixed it. Checking the CI later when it reports. |
@lgirdwood , I am not able to login the QuickBuild system, could you point out the new failed logs below? Internal Intel CI System/merge/codecheck — Bugs were found |
|
CI jenkins known issues. |
Reuse sof-glk-da7219-kwd by included cml.m4
for sof-cml-da7219-max98357a topology with KWD pipeline enabling
Signed-of-by: Mac Chiang mac.chiang@intel.com