You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
{{ message }}
Repository navigation
[APL][GLK] harden: power-gating and clock gating needs to be disabled during firmware download #776
I'd like a comparison with the Skylake driver (including non-upstreamed parts). The ask for all this was to doubled-check what was done in the past and make sure all known recommended sequences are supported by SOF.
@plbossart The clock/power gating for firmware download is done by PR #2499e1dec6.
I will submit a PR for clock/power gating for suspend/resume, and also the misc clock gating(backbone).
Activity
zhuyingjiang commentedon Apr 11, 2019
I think this has already been supported.
mengdonglin commentedon Apr 16, 2019
@plbossart Can this issue be closed?
plbossart commentedon Apr 16, 2019
I'd like a comparison with the Skylake driver (including non-upstreamed parts). The ask for all this was to doubled-check what was done in the past and make sure all known recommended sequences are supported by SOF.
zhuyingjiang commentedon Apr 25, 2019
@plbossart The clock/power gating for firmware download is done by PR #249 9e1dec6.
I will submit a PR for clock/power gating for suspend/resume, and also the misc clock gating(backbone).
zhuyingjiang commentedon May 16, 2019
the misc clock gating part is fixed by #877.
as suggested by Lech's mail:
=> done by #249
2. CGCTL.MISCBDCGE needs to be disabled during controller reset
=>done by #877
mark as fixed.
bpf, netns: Fix use-after-free in pernet pre_exit callback
ASoC: qcom: sdm845: add missing soundwire runtime stream alloc
ARC: Add eBPF JIT support