The open-source Agentic Development Environment (ADE) for FPGA/ASIC work
-
Updated
Nov 8, 2026 - Python
The open-source Agentic Development Environment (ADE) for FPGA/ASIC work
Bounded RTL trading core with independent differential verification and explicit hardware release gates
A CXXRTL cocotb simulator for SiliconCompiler — installed, not patched in. Built on cxxrtl-vpi.
grep for waveforms — read signal values, clock frequency, and transitions from Synopsys FSDB, Cadence SST2, and open VCD dumps, straight from the shell. Deterministic output, runs locally, no viewer. CLI + MCP server + Claude Code skill.
Analysis of RISC-V Linux boot process using QEMU and OpenSBI with architectural state inspection for checkpointing research.
To associate your repository with the rtl-simulation topic, visit your repo's landing page and select "manage topics."