Popular repositories Loading
-
rv32m
rv32m PublicMirror of semitov/torv — TORV (Torino Open RISC-V): RV32IM five-stage core and SoC, open-source RTL-to-GDS on IHP SG13G2.
SystemVerilog
-
eda-agent
eda-agent PublicEvidence-gated AI agent for digital IC design: lint, simulation, mutation-scored test generation, synthesis/STA and LibreLane signoff, each result with an evidence level, a code-enforced claim gate…
Python
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.
