Popular repositories Loading
-
-
-
-
mips-soc
mips-soc PublicA pipelined MIPS CPU implemented in SystemVerilog on a Terasic DE10-Lite FPGA, being extended with a graphics accelerator and peripherals to explore GPU-adjacent hardware design.
SystemVerilog
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.