Pinned Loading

1. low-latency-1g-ethernet low-latency-1g-ethernet Public

   Low-latency 1G Ethernet RX in SystemVerilog: GMII to UDP payload, 0 added cycles

   Python 2

2. protocol-emulator-asic protocol-emulator-asic Public

   A programmable pin-bit-banging core that speaks UART, SPI, and I²C from firmware. Jane Street 2027 ASIC competition entry, targeting Tiny Tapeout on IHP CMOS5L.

   C++ 1

3. Orderbook-cpp Orderbook-cpp Public

   C++ golden model of a NASDAQ ITCH 5.0 limit order book for future RTL/FPGA implementation.

   C++ 3

4. options_backtest options_backtest Public

   C++20 backtesting engine for NSE options — covered calls, losing-month diagnostics, and a static-export web UI

   C++