Skip to content
6 changes: 6 additions & 0 deletions docs/reference-matrix.md
Original file line number Diff line number Diff line change
Expand Up @@ -554,3 +554,9 @@ create a repo runtime descriptor, backend port or measured resource effect.
| Source / revision | Inspected scope | Extraction and qualification boundary |
| --- | --- | --- |
| vllm-project/vllm-ascend at `3b31886237ed65c435e0965b10e8002ff5769766` | Release table, plugin hooks, DeepSeek-V4/DSpark evolution, Kimi K3/MiniMax-M3/GLM5+ optimization, DSA-CP/FlashComm1/Fused-MC2 and fusion dispatch, reversals and numerical oracles. [History screening and semantic scope](../src/inferrsi/data/skill_library/repositories/vllm-ascend/references/history-scope.md). [Source locators](../src/inferrsi/data/skill_library/repositories/vllm-ascend/references/sources.md) | [Release-specific diagnosis](../src/inferrsi/data/skill_library/repositories/vllm-ascend/SKILL.md). Candidate; device execution and downstream efficacy unverified. Older ACLGraph and checkpoint-adaptation owners retain their own source revisions. |

## DeepSeek streamed expert-cache oracle contracts

| Source | Inspected scope | Canonical extraction and boundary |
| --- | --- | --- |
| [ronak-create/deepseek-v4-in-c](https://github.com/ronak-create/deepseek-v4-in-c/tree/d0402056d0da4bf7edfd2d4977de479a0db9d201) @ `d0402056d0da4bf7edfd2d4977de479a0db9d201` (Apache-2.0 root and selected-file declarations; third-party/model rights excluded) | Bounded source inspection, 2026-11-03: byte/fixture geometry, begin/end slot lifetime, actual model/oracle callback wiring and tiny-reference limits; [selected hashes, regions and rights](../src/inferrsi/data/skill_library/methods/weight-loading-optimization/references/deepseek-expert-cache-source.json) | [weight-loading-optimization](../src/inferrsi/data/skill_library/methods/weight-loading-optimization/SKILL.md) ([expert-cache oracle reference](../src/inferrsi/data/skill_library/methods/weight-loading-optimization/references/deepseek-expert-cache-oracles.md)): independent buffered bytes, usable residents during misses, ordered accumulation and oracle reachability. Source-derived candidate/not_run; historical corruption reports are not reproduced tests, and tiny fixtures do not establish released-model quality or performance. |
6 changes: 6 additions & 0 deletions docs/searchspace-matrix.md
Original file line number Diff line number Diff line change
Expand Up @@ -628,3 +628,9 @@ NOASSERTION and InferRSI's repository license.
| Accelerator / Host | Diagnose engine-process plugin discovery and MiniMax-M3 mixed KV storage from hardware capability through per-layer resolution | [vllm-ascend](../src/inferrsi/data/skill_library/repositories/vllm-ascend/SKILL.md), [cache path](../src/inferrsi/data/skill_library/repositories/vllm-ascend/references/minimax-cache.md) | Entry-point metadata and cache specs can be inspected separately from device dispatch and numerics. |
| Communication / Accelerator | Verify DSpark draft budget, effective P/D ranks and target capture tiers | [vllm-ascend](../src/inferrsi/data/skill_library/repositories/vllm-ascend/SKILL.md), [DSpark PD](../src/inferrsi/data/skill_library/repositories/vllm-ascend/references/dspark-pd.md) | TP4 acceptance-length fixture and two-node 950DT deployment have separate evidence requirements. |
| Accelerator / RAM / Host | Diagnose fused preprocessing, grouped GEMM/activation/quant, residual specialization, KV index reuse and reverted optimizations | [vllm-ascend](../src/inferrsi/data/skill_library/repositories/vllm-ascend/SKILL.md), [fusion](../src/inferrsi/data/skill_library/repositories/vllm-ascend/references/fused-operators.md), [model performance](../src/inferrsi/data/skill_library/repositories/vllm-ascend/references/model-performance.md) | Whole-history discovery and selected semantic review remain separate from native performance validation. |

## DeepSeek streamed expert-cache verification

| Resource | Stage / scoped question | Canonical owner | Evidence boundary |
| --- | --- | --- | --- |
| SSD / Storage + RAM / Host | Diagnose / Verify: independent tensor-byte identity after aligned/coalesced reads, resident versus pending slot lifetime, ordered consumer accumulation and actual oracle callback coverage | [weight-loading-optimization](../src/inferrsi/data/skill_library/methods/weight-loading-optimization/SKILL.md) ([expert-cache oracle reference](../src/inferrsi/data/skill_library/methods/weight-loading-optimization/references/deepseek-expert-cache-oracles.md)) and [source record](../src/inferrsi/data/skill_library/methods/weight-loading-optimization/references/deepseek-expert-cache-source.json); DeepSeek source at `d0402056d0da4bf7edfd2d4977de479a0db9d201` | Source-derived candidate / empirical not_run; byte oracle shares tensor metadata, resident snapshot covers w1, and tiny PyTorch/batched checks are source definitions. No measured resource gain, full-model quality, native/device execution or agent efficacy is established. |
4 changes: 2 additions & 2 deletions docs/skill-coverage.md
Original file line number Diff line number Diff line change
Expand Up @@ -4,7 +4,7 @@ Generated from the registry, the skill sidecars and the two maintained
matrices. **Do not edit by hand**; regenerate after any registry, skill,
matrix or frozen-plan change.

- Input digest: `sha256:19d575629009048019f2fd2dfcf1f4c4afd1d529fa4cfc27e65dfb3103768f6f`
- Input digest: `sha256:2cf9a15b2055e4bbaf10377e776bbda22239eec7ca313be517995ae33276c231`
- Regenerate: `python tools/build_skill_coverage.py`
- Verify without writing: `python tools/build_skill_coverage.py --check`

Expand Down Expand Up @@ -143,7 +143,7 @@ optimization is fully covered or that any procedure has measured benefit.
| [training-input-pipeline](../src/inferrsi/data/skill_library/methods/training-input-pipeline/SKILL.md) | common | Diagnose training input stalls and choose bounded queue, shard-cache and cache-ownership changes from DALI, Mosaic ... | Diagnosing training input stalls and choosing bounded queue, shard-cache and ... | failure_modes, input_contract, produced_artifact, refusal_point<br>4 advice | 1 Accelerator · Observe / Configure / Optimize<br>2 RAM/Host · Observe / Diagnose / Configure / Optimize<br>3 SSD · Diagnose / Configure / Optimize<br>4 Network · Configure / Optimize<br>5 OS · Configure / Optimize | 1 · Systems sources (B1 / NVIDIA DALI @ `6fe47c48d3b0ca335f5e1afd3c77c750b2c7e041` ...)<br>1 · Systems sources (B2 / Mosaic Streaming @ `d99bf9c7cdf2dd4ed62a4960ed35270b93337a5f` ...)<br>1 · Systems sources (B3 / FFCV @ `3a12966b3afe3a81733a732e633317d747bfaac7` ...) | candidate · not_run · 1 readset(s) | no-eval |
| [training-resource-budget](../src/inferrsi/data/skill_library/methods/training-resource-budget/SKILL.md) | common | Choose training offload and resource-budget changes using pinned DeepSpeed configuration, attributed expert diagnosis ... | Choosing training offload and resource-budget changes from pinned DeepSpeed ... | failure_modes, input_contract, produced_artifact, refusal_point<br>4 advice | 1 Accelerator · Diagnose / Configure / Optimize<br>2 RAM/Host · Observe / Diagnose / Configure / Optimize / Verify<br>3 SSD · Configure / Optimize<br>4 Network · Observe / Diagnose / Verify<br>5 OS · Diagnose / Configure | 1 · Systems sources (CR1 / DeepSpeed ZeRO-Infinity @ `5f266e26d216a705d9c64cac88fb813ce ...)<br>1 · Systems sources (CR5 / Ascend MindSpeed adaptive memory — historical `core_r0.8.0` ...)<br>1 · Systems sources (ZeRO-Offload — [2101.06840v1](https://arxiv.org/abs/2101.06840v1))<br>2 · Methodology and corpus references (CR6 / Stas Bekman ML Engineering Open Book @ ...) | candidate · not_run · 9 readset(s) | no-eval |
| [video-diffusion-optimization](../src/inferrsi/data/skill_library/methods/video-diffusion-optimization/SKILL.md) | common | Run and verify goal-driven video diffusion optimization, backend-agnostic. Use when the user asks for latency, RTF ... | Backend-agnostic video diffusion inference and serving optimization | — | 1 Accelerator † guidance: Video diffusion campaign guidance (unvalidated) | — | candidate · not_run · 0 readset(s) | no-Reference-Matrix-row, no-eval |
| [weight-loading-optimization](../src/inferrsi/data/skill_library/methods/weight-loading-optimization/SKILL.md) | common | Optimize the serving-level weight load path from storage to device: judge the load path on four dimensions (source ... | Diagnosing the serving-level weight load path from storage to device and choosing changes ... | failure_modes, input_contract, produced_artifact, refusal_point<br>5 advice | 1 Accelerator † guidance: Flare preparation and complete-session source contracts<br>2 RAM/Host † guidance: Flare preparation and complete-session source contracts<br>3 SSD · Observe / Profile / Diagnose / Optimize / Verify † guidance: Flare preparation and complete-session source contracts<br>4 Network · Configure / Optimize / Verify | 1 · Systems sources (Ascend/MindIE-SD @ 8481d39)<br>1 · Systems sources (NVIDIA/TensorRT-LLM @ f33e0e5fd)<br>1 · Systems sources (ascend-ai-coding/awesome-ascend-skills @ 75ec89c)<br>1 · Systems sources (foundation-model-stack/fastsafetensors @ 219e256)<br>1 · Systems sources (ggml-org/llama.cpp @ `3e390af18de1131dda27913c00511725b4274c8a` (MIT ...)<br>1 · Systems sources (mindie-agent/mindie-agent @ 6a81b41) | candidate · not_run · 3 readset(s) | no-eval |
| [weight-loading-optimization](../src/inferrsi/data/skill_library/methods/weight-loading-optimization/SKILL.md) | common | Optimize the serving-level weight load path from storage to device: judge the load path on four dimensions (source ... | Diagnosing the serving-level weight load path from storage to device and choosing changes ... | failure_modes, input_contract, produced_artifact, refusal_point<br>6 advice | 1 Accelerator † guidance: Flare preparation and complete-session source contracts<br>2 RAM/Host † guidance: Flare preparation and complete-session source contracts; DeepSeek streamed expert-cache verification<br>3 SSD · Observe / Profile / Diagnose / Optimize / Verify † guidance: Flare preparation and complete-session source contracts; DeepSeek streamed expert-cache verification<br>4 Network · Configure / Optimize / Verify | 1 · Systems sources (Ascend/MindIE-SD @ 8481d39)<br>1 · Systems sources (NVIDIA/TensorRT-LLM @ f33e0e5fd)<br>1 · Systems sources (ascend-ai-coding/awesome-ascend-skills @ 75ec89c)<br>1 · Systems sources (foundation-model-stack/fastsafetensors @ 219e256)<br>1 · Systems sources (ggml-org/llama.cpp @ `3e390af18de1131dda27913c00511725b4274c8a` (MIT ...)<br>1 · Systems sources (mindie-agent/mindie-agent @ 6a81b41)<br>DeepSeek streamed expert-cache oracle contracts ([ronak-create/deepseek-v4-in-c](https://github.com/ronak-create/deepse ...) | candidate · not_run · 5 readset(s) | no-eval |

## Registered: Workflows (6)

Expand Down
4 changes: 2 additions & 2 deletions src/inferrsi/data/repo_packs/inferrsi/knowledge/README.md
Original file line number Diff line number Diff line change
Expand Up @@ -15,7 +15,7 @@ These are knowledge abstracts (`--kind knowledge`), with namespaced package
IDs distinct from explicitly selected `checkout_ref` skills. Ascend/CUDA
procedures use their corresponding backend; shared methods use `common`.

Source snapshot: [5898e717015272257fdd14e06d8ae6b542d2c3ce](https://github.com/InferMatrixLab/InferRSI/tree/5898e717015272257fdd14e06d8ae6b542d2c3ce/src/inferrsi/data/skill_library).
Source snapshot: [630bb57a54b4ddda8338e0e529664436f982d94e](https://github.com/InferMatrixLab/InferRSI/tree/630bb57a54b4ddda8338e0e529664436f982d94e/src/inferrsi/data/skill_library).

```bash
inferrsi knowledge search 'profiling' --repo-type inferrsi --limit 50
Expand All @@ -29,7 +29,7 @@ contain the current input paths and bytes (Git checkout filters are respected).

```bash
python tools/build_skill_index.py --source-revision <committed-source-revision>
python tools/build_skill_index.py --source-revision 5898e717015272257fdd14e06d8ae6b542d2c3ce --check
python tools/build_skill_index.py --source-revision 630bb57a54b4ddda8338e0e529664436f982d94e --check
```

`--check` detects missing, stale and unexpected generated records without writing.
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -21,8 +21,8 @@
"sources": [
{
"type": "git",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/5898e717015272257fdd14e06d8ae6b542d2c3ce/src/inferrsi/data/skill_library/hardware/ascend/ascend-aclgraph-capture-replay/SKILL.md",
"commit": "5898e717015272257fdd14e06d8ae6b542d2c3ce",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/630bb57a54b4ddda8338e0e529664436f982d94e/src/inferrsi/data/skill_library/hardware/ascend/ascend-aclgraph-capture-replay/SKILL.md",
"commit": "630bb57a54b4ddda8338e0e529664436f982d94e",
"paths": [
"src/inferrsi/data/skill_library/hardware/ascend/ascend-aclgraph-capture-replay/SKILL.md",
"src/inferrsi/data/skill_library/hardware/ascend/ascend-aclgraph-capture-replay/metadata.json",
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -23,8 +23,8 @@
"sources": [
{
"type": "git",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/5898e717015272257fdd14e06d8ae6b542d2c3ce/src/inferrsi/data/skill_library/hardware/ascend/ascend-device-health/SKILL.md",
"commit": "5898e717015272257fdd14e06d8ae6b542d2c3ce",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/630bb57a54b4ddda8338e0e529664436f982d94e/src/inferrsi/data/skill_library/hardware/ascend/ascend-device-health/SKILL.md",
"commit": "630bb57a54b4ddda8338e0e529664436f982d94e",
"paths": [
"src/inferrsi/data/skill_library/hardware/ascend/ascend-device-health/SKILL.md",
"src/inferrsi/data/skill_library/hardware/ascend/ascend-device-health/metadata.json",
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -27,8 +27,8 @@
"sources": [
{
"type": "git",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/5898e717015272257fdd14e06d8ae6b542d2c3ce/src/inferrsi/data/skill_library/hardware/ascend/ascend-distributed-parallel/SKILL.md",
"commit": "5898e717015272257fdd14e06d8ae6b542d2c3ce",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/630bb57a54b4ddda8338e0e529664436f982d94e/src/inferrsi/data/skill_library/hardware/ascend/ascend-distributed-parallel/SKILL.md",
"commit": "630bb57a54b4ddda8338e0e529664436f982d94e",
"paths": [
"src/inferrsi/data/skill_library/hardware/ascend/ascend-distributed-parallel/SKILL.md",
"src/inferrsi/data/skill_library/hardware/ascend/ascend-distributed-parallel/metadata.json",
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -26,8 +26,8 @@
"sources": [
{
"type": "git",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/5898e717015272257fdd14e06d8ae6b542d2c3ce/src/inferrsi/data/skill_library/hardware/ascend/ascend-graph-mode/SKILL.md",
"commit": "5898e717015272257fdd14e06d8ae6b542d2c3ce",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/630bb57a54b4ddda8338e0e529664436f982d94e/src/inferrsi/data/skill_library/hardware/ascend/ascend-graph-mode/SKILL.md",
"commit": "630bb57a54b4ddda8338e0e529664436f982d94e",
"paths": [
"src/inferrsi/data/skill_library/hardware/ascend/ascend-graph-mode/SKILL.md",
"src/inferrsi/data/skill_library/hardware/ascend/ascend-graph-mode/metadata.json",
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -22,8 +22,8 @@
"sources": [
{
"type": "git",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/5898e717015272257fdd14e06d8ae6b542d2c3ce/src/inferrsi/data/skill_library/hardware/ascend/ascend-model-adaptation/SKILL.md",
"commit": "5898e717015272257fdd14e06d8ae6b542d2c3ce",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/630bb57a54b4ddda8338e0e529664436f982d94e/src/inferrsi/data/skill_library/hardware/ascend/ascend-model-adaptation/SKILL.md",
"commit": "630bb57a54b4ddda8338e0e529664436f982d94e",
"paths": [
"src/inferrsi/data/skill_library/hardware/ascend/ascend-model-adaptation/SKILL.md",
"src/inferrsi/data/skill_library/hardware/ascend/ascend-model-adaptation/metadata.json",
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -23,8 +23,8 @@
"sources": [
{
"type": "git",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/5898e717015272257fdd14e06d8ae6b542d2c3ce/src/inferrsi/data/skill_library/hardware/ascend/ascend-operator-profiling/SKILL.md",
"commit": "5898e717015272257fdd14e06d8ae6b542d2c3ce",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/630bb57a54b4ddda8338e0e529664436f982d94e/src/inferrsi/data/skill_library/hardware/ascend/ascend-operator-profiling/SKILL.md",
"commit": "630bb57a54b4ddda8338e0e529664436f982d94e",
"paths": [
"src/inferrsi/data/skill_library/hardware/ascend/ascend-operator-profiling/SKILL.md",
"src/inferrsi/data/skill_library/hardware/ascend/ascend-operator-profiling/metadata.json",
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -24,8 +24,8 @@
"sources": [
{
"type": "git",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/5898e717015272257fdd14e06d8ae6b542d2c3ce/src/inferrsi/data/skill_library/hardware/ascend/ascend-operator-tuning/SKILL.md",
"commit": "5898e717015272257fdd14e06d8ae6b542d2c3ce",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/630bb57a54b4ddda8338e0e529664436f982d94e/src/inferrsi/data/skill_library/hardware/ascend/ascend-operator-tuning/SKILL.md",
"commit": "630bb57a54b4ddda8338e0e529664436f982d94e",
"paths": [
"src/inferrsi/data/skill_library/hardware/ascend/ascend-operator-tuning/SKILL.md",
"src/inferrsi/data/skill_library/hardware/ascend/ascend-operator-tuning/metadata.json",
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -22,8 +22,8 @@
"sources": [
{
"type": "git",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/5898e717015272257fdd14e06d8ae6b542d2c3ce/src/inferrsi/data/skill_library/hardware/ascend/ascend-optimization-casebook/SKILL.md",
"commit": "5898e717015272257fdd14e06d8ae6b542d2c3ce",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/630bb57a54b4ddda8338e0e529664436f982d94e/src/inferrsi/data/skill_library/hardware/ascend/ascend-optimization-casebook/SKILL.md",
"commit": "630bb57a54b4ddda8338e0e529664436f982d94e",
"paths": [
"src/inferrsi/data/skill_library/hardware/ascend/ascend-optimization-casebook/SKILL.md",
"src/inferrsi/data/skill_library/hardware/ascend/ascend-optimization-casebook/metadata.json",
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -22,8 +22,8 @@
"sources": [
{
"type": "git",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/5898e717015272257fdd14e06d8ae6b542d2c3ce/src/inferrsi/data/skill_library/hardware/ascend/ascend-performance-analysis/SKILL.md",
"commit": "5898e717015272257fdd14e06d8ae6b542d2c3ce",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/630bb57a54b4ddda8338e0e529664436f982d94e/src/inferrsi/data/skill_library/hardware/ascend/ascend-performance-analysis/SKILL.md",
"commit": "630bb57a54b4ddda8338e0e529664436f982d94e",
"paths": [
"src/inferrsi/data/skill_library/hardware/ascend/ascend-performance-analysis/SKILL.md",
"src/inferrsi/data/skill_library/hardware/ascend/ascend-performance-analysis/metadata.json",
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -26,8 +26,8 @@
"sources": [
{
"type": "git",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/5898e717015272257fdd14e06d8ae6b542d2c3ce/src/inferrsi/data/skill_library/hardware/ascend/ascend-video-diffusion-optimization/SKILL.md",
"commit": "5898e717015272257fdd14e06d8ae6b542d2c3ce",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/630bb57a54b4ddda8338e0e529664436f982d94e/src/inferrsi/data/skill_library/hardware/ascend/ascend-video-diffusion-optimization/SKILL.md",
"commit": "630bb57a54b4ddda8338e0e529664436f982d94e",
"paths": [
"src/inferrsi/data/skill_library/hardware/ascend/ascend-video-diffusion-optimization/SKILL.md",
"src/inferrsi/data/skill_library/hardware/ascend/ascend-video-diffusion-optimization/metadata.json",
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -24,8 +24,8 @@
"sources": [
{
"type": "git",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/5898e717015272257fdd14e06d8ae6b542d2c3ce/src/inferrsi/data/skill_library/hardware/ascend/ascendc-tiling-design/SKILL.md",
"commit": "5898e717015272257fdd14e06d8ae6b542d2c3ce",
"url": "https://github.com/InferMatrixLab/InferRSI/blob/630bb57a54b4ddda8338e0e529664436f982d94e/src/inferrsi/data/skill_library/hardware/ascend/ascendc-tiling-design/SKILL.md",
"commit": "630bb57a54b4ddda8338e0e529664436f982d94e",
"paths": [
"src/inferrsi/data/skill_library/hardware/ascend/ascendc-tiling-design/SKILL.md",
"src/inferrsi/data/skill_library/hardware/ascend/ascendc-tiling-design/metadata.json",
Expand Down
Loading
Loading